

# LINE INTERFALE UI

### **TISPPBL3 Programmable Protector**

#### **Overvoltage Protection for listed SLICs**

SLIC †§	TISPPBL3
PBL 3762A/2	✓
PBL 3762A/4	✓
PBL 3764A/4	✓
PBL 3764A/6	✓
PBL 3766	✓
PBL 3766/6	✓
PBL 3767	✓
PBL 3767/6	✓
PBL 3860A/1	1
PBL 3860A/6	✓
PBL 386 10/2	✓
PBL 386 11/2	1
PBL 386 14/2	1
PBL 386 15/2	✓
PBL 386 20/2	✓
PBL 386 21/2	1
PBL 386 30/2	1
PBL 386 40/2	✓
PBL 386 50/2	✓
PBL 386 61/2	✓
PBL 386 65/2	
PBL 387 10/1	✓

§ See Applications Information for earlier SLIC types.


#### **Rated for International Surge Wave Shapes**

Wave Shape	Standard	I <sub>TSP</sub> A
2/10 μs	GR-1089-CORE	100
10/700 μs	ITU-T K.20, K.21, K.45	40
10/1000 μs	GR-1089-CORE	30


### How To Order

<b>DUAL FORWARD-CONDUCTING P-GATE THYRISTORS</b>
FOR ERICSSON MICROELECTRONICS
SUBSCRIBER LINE INTERFACE CIRCUITS (SLIC)

### D Package (Top View)



#### **Device Symbol**



Terminals K1, K2 and A correspond to the alternative line designators of T, R and G or A, B and C. The negative protection voltage is controlled by the voltage, V<sub>GG</sub> applied to the G terminal. SD6XAEA

High Voltage Capability Supports Battery Voltages Down to -150 V

Specified 2/10 Impulse Limiting Voltage

- - Voltage-Time Envelope Guaranteed Full -40 °C to 85 °C Temperature Range

**Feed-Through Package Connections** - Minimizes Inductive Wiring Voltages



..... UL Recognized Components

Device	Package	Carrier	For Standard Termination Finish Order As	For Lead Free Termination Finish Order As
TISPPBL3	D (8-pin Small-Outline)	Embossed Tape Reeled	TISPPBL3DR	TISPPBL3DR-S
HOIT BEO	B (o pin onian outino)	Tube	TISPPBL3D	TISPPBL3D-S

† Customers are advised to obtain the latest version of the relevant Ericsson Microelectronics SLIC information to verify, before placing orders, that the information being relied on is current.

\*RoHS Directive 2002/95/EC Jan 27 2003 including Annex Ericsson is a trademark of Telefonaktiebolaget LM Ericsson. OCTOBER 2000 - REVISED FEBRUARY 2005 Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.

### BOURNS®

#### Description

The TISPPBL3 is a dual forward-conducting buffered p-gate overvoltage protector. It is designed to protect the Ericsson Microelectronics SLICs (Subscriber Line Interface Circuits) against overvoltages on the telephone line caused by lightning, a.c. power contact and induction. The TISPPBL3 limits voltages that exceed the referenced SLIC supply rail levels.

The SLIC line driver section is typically powered by a negative voltage, V<sub>Bat</sub>, in the region of -10 V to -90 V. The protector gate is connected to this negative supply. This references the protection (clipping) voltage to the negative supply voltage. As the protection voltage will track the negative supply voltage, the overvoltage stress on the SLIC is minimized. The TISPPBL3 buffered gate design reduces the loading on the SLIC supply during overvoltages caused by power cross and induction.

Positive overvoltages are clipped to ground by diode forward conduction. Negative overvoltages are initially clipped close to the SLIC negative supply rail value. If sufficient current is available from the overvoltage, then the protector will crowbar into a low voltage ground referenced on-state condition. As the overvoltage subsides, the high holding current of the crowbar prevents d.c. latchup.

These monolithic protection devices are fabricated in ion-implanted planar vertical power structures for high reliability and in normal system operation they are virtually transparent. The TISPPBL3 has an 8-pin plastic small-outline surface mount package, D suffix, and is a universal substitute for TISPPBL1D and TISPPBL2D devices.

Rating	Symbol	Value	Unit	
Repetitive peak off-state voltage, $V_{GK} = 0, -40 \text{ °C} \le T_J \le 85 \text{ °C}$	V <sub>DRM</sub>	-170	V	
Repetitive peak gate-cathode voltage, $V_{KA} = 0, -40 ^{\circ}\text{C} \le T_J \le 85 ^{\circ}\text{C}$	V <sub>GKRM</sub>	-160	V	
Non-repetitive peak on-state pulse current (see Notes 1 and 2)				
10/1000 $\mu s$ (Telcordia GR-1089-CORE Issue 2, with Revision 1, February 1999)		30		
5/310 μs (ITU-T K.20, K.21 & K.45, K.44 open-circuit voltage wave shape 10/700 μs)	ITSP	40	A	
$2/10~\mu s$ (Telcordia GR-1089-CORE Issue 2, with Revision 1, February 1999)		100		
Non-repetitive peak on-state current, 50/60 Hz, $T_A = 25$ °C (see Notes 2 and 3)				
100 ms		10		
1 s		4.4	А	
5 s	ITSM	2.1		
300 s		0.64		
900 s		0.60		
Non-repetitive peak gate current, $1/2 \mu s$ pulse, cathodes commoned (see Note 1)	I <sub>GSM</sub>	40	Α	
Operating free-air temperature range		-40 to +85	°C	
Junction temperature	Т <sub>Ј</sub>	-40 to +150	°C	
Storage temperature range	T <sub>stg</sub>	-65 to +150	°C	

#### Absolute Maximum Ratings, -40 °C $\leq$ T<sub>A</sub> $\leq$ 85 °C (Unless Otherwise Noted)

NOTES: 1. Initially, the protector must be in thermal equilibrium with -40 °C ≤ T<sub>J</sub> ≤ 85 °C. The surge may be repeated after the device returns to its initial conditions. Above 85 °C, derate linearly to zero at 150 °C lead temperature.

- 2. These non-repetitive rated currents are peak values for either polarity. The rated current values may be applied either to the Ring to Ground or to the Tip to Ground terminal pairs. Additionally, both terminal pairs may have their rated current values applied simultaneously (in this case the Ground terminal current will be twice the rated current value of an individual terminal pair).
- 3. Values for V<sub>GG</sub> = -120 V. For values at other voltages see Figure 4. Above 25 °C, derate linearly to zero at 150 °C lead temperature.

### **Recommended Operating Conditions**

	See Figure 10		Тур	Max	Unit
C1	Gate decoupling capacitor	100	220		nF
	Series resistance for GR-1089-CORE first-level and second-level surge survival	40			
RSA Series resistance for GR-1089-CORE first-level surge survival 25			0		
RSB	Series resistance for ITU-T recommendation K.20, K.21 and K.45 for coordination with a 400 V primary protector	10			Ω

### BOURNS®

Electric	Electrical Characteristics, -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C (Unless Otherwise Noted)						
	Parameter	Test Conditions		Min	Тур	Max	Unit
ID	Off-state current	$V_{\rm D} = V_{\rm DBM}, V_{\rm GK} = 0$	T <sub>J</sub> = -40 °C			-5	μΑ
U		VD - VDRM, VGK - V	T <sub>J</sub> = 85 °C			-50	μΑ
V <sub>(BO)</sub>	Breakover voltage	$I_T = -100 \text{ A}$ , 2/10 generator, $V_{GG} = -100 \text{ V}$ , Figure 3 test circuit (see Figure 2)				-120	V
t <sub>(BR)</sub>	Breakdown time	I <sub>T</sub> = -100 A, 2/10 generator, V <sub>(BR)</sub> < V <sub>GG</sub> , Figure 3 test circuit (see Figure 2 and Note 4)				1	μs
V <sub>F</sub>	Forward voltage	I <sub>F</sub> = 5 A, t <sub>w</sub> = 500 μs				3	V
V <sub>FRM</sub>	Peak forward recovery voltage	I <sub>F</sub> = 100 A, 2/10 generator, Figure 3 test circuit (see Figure 2 and Note 4)				8	V
t <sub>FR</sub>	Forward recovery time	I <sub>F</sub> = 100 A, 2/10 generator, Figure 3 test circuit (see Figure 2 and Note 4)	V <sub>F</sub> > 5 V V <sub>F</sub> > 1 V			1 10000	μs
Ι <sub>Η</sub>	Holding current	I <sub>T</sub> = -1 A, di/dt = 1A/ms, V <sub>GG</sub> = -50 V,		-150			mA
lovo	Gate reverse current	$V_{GG} = V_{GK} = V_{GKBM}, V_{KA} = 0$ $T_{J} = -40$	$T_J = -40 \ ^\circ C$			-5	μΑ
IGKS	Clate reverse current	VGG - VGK - VGKRM, VKA - 0	T <sub>J</sub> = 85 °C			-50	μΑ
I <sub>GAT</sub>	Gate reverse current, on state	$I_{T}$ = -0.5 A, $t_{w}$ = 500 $\mu s,V_{GG}$ = -50 V, $T_{A}$ = 25 $^{\circ}\text{C}$				-1	mA
I <sub>GAF</sub>	Gate reverse current, forward conducting state	$I_{F}$ = 1 A, $t_{w}$ = 500 $\mu s,~V_{GG}$ = -50 V, $T_{A}$ = 25 °C			-10		mA
I <sub>GT</sub>	Gate trigger current	$I_T = -5 \text{ A}, t_{p(g)} \ge 20 \ \mu\text{s}, V_{GG} = -50 \text{ V}, T_A = 25 \ ^\circ\text{C}$				5	mA
V <sub>GT</sub>	Gate trigger voltage	$I_T = -5 \text{ A}, t_{p(g)} \ge 20 \mu\text{s}, V_{GG} = -50 V, T_A = 25 ^\circ\text{C}$				2.5	V
V <sub>GK(BO)</sub>	Gate impulse breako- ver voltage	I <sub>T</sub> = -100 A, 2/10 generator, Figure 3 test circuit (see Figure 2 and Note 4)				20	V
C <sub>AK</sub>	Anode-cathode off-	$f = 1 \text{ MHz}, V_d = 1 \text{ V}, I_G = 0, T_A = 25 \text{ °C}$	V <sub>D</sub> = -3 V			110	pF
VAK	state capacitance	(see Note 5)	$V_{D} = -50 V$			60	pF

Electrical Characteristics, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C (Unless Otherwise Noted

NOTES: 4. The diode forward recovery and the thyristor gate impulse breakover (overshoot) are not strongly dependent of the SLIC supply voltage value (V<sub>GG</sub>).

5. These capacitance measurements employ a three terminal capacitance bridge incorporating a guard circuit. The unmeasured device terminals are a.c. connected to the guard terminal of the bridge.

Therm	Thermal Characteristics					
	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$R_{\theta JA}$	Junction to free air thermal resistance	$P_{tot} = 0.52 \text{ W}, T_A = 85 ^\circ\text{C}, 5  \text{cm}^2, \text{FR4 PCB}$			160	°C/W

### BOURNS®





Figure 1. Principal Terminal And Gate Transfer Characteristics






#### OCTOBER 2000 - REVISED FEBRUARY 2005 Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.

### BOURNS®


**Parameter Measurement Information** 



### PARAMETER MEASUREMENT INFORMATION



**Thermal Information** 





### BOURNS®

#### **APPLICATIONS INFORMATION**

#### **Operation of Gated Protectors**

The following SLIC circuit definitions are used in this data sheet:


VBAT — Package pin label for the battery supply voltage.

V<sub>Bat</sub> — Voltage applied to the V<sub>BAT</sub> pin.

 $V_B$ — Negative power supply voltage applied to the V<sub>BAT</sub> pin via an isolation diode. This voltage is also the gate reference voltage, V<sub>GG</sub>, of the TISPPBL3. When the isolation diode, D1, is conducting, then V<sub>Bat</sub> =V<sub>B</sub> + 0.7.

The isolation diode, D1 in Figure 5, is to prevent a damaging current flowing into the SLIC substrate ( $V_{BAT}$  pin) if the  $V_{Bat}$  voltage becomes more negative than the  $V_B$  supply during a negative overvoltage condition. Each SLIC must have its own isolation diode from the  $V_B$  voltage supply. (Maytum, M J, Enoksson, J & Rutgers, K, Coordination of overvoltage protection and SLIC capability, International IC - China Conference Proceedings 2000, pp. 87 - 97.)

Figure 5 and Figure 6 show how the TISPPBL3 limits overvoltages. The TISPPBL3 thyristor sections limit negative overvoltages and the diode sections limit positive overvoltages.



Negative overvoltages (Figure 5) are initially clipped close to the SLIC negative supply rail value (VB) by the conduction of the transistor baseemitter and the thyristor gate-cathode junctions. If sufficient current is available from the overvoltage, then the thyristor will crowbar into a low voltage ground referenced on-state condition. As the overvoltage subsides, the high holding current of the crowbar thyristor prevents d.c. latchup.

The negative protection voltage will be the sum of the gate supply (V<sub>B</sub>) and the peak gate (terminal)-cathode voltage (V<sub>GK(BO)</sub>). Under a.c. overvoltage conditions V<sub>GK(BO)</sub> will be less than 3 V. The integrated transistor buffer in the TISPPBL3 greatly reduces the gate positive current (from about 50 mA to 1 mA) and introduces a negative gate current. Figure 1 shows that the TISPPBL3 gate current depends on the current being conducted by the principal terminals. The gate current is positive during clipping (charging the V<sub>B</sub> supply) and negative when the thyristor is on or the diode is conducting (loading the V<sub>B</sub> supply). Without the negative gate current and the reduced level of positive gate current, the V<sub>B</sub> supply could be charged with a current of nearly 100 mA. The V<sub>B</sub> supply is likely to be electronic and would not be designed to be charged like a battery. As a result, the SLIC could be destroyed by the voltage of V<sub>B</sub> increasing to a level that exceeded the SLIC's capability on the V<sub>BAT</sub> pin. The integrated transistor buffer removes this problem.

Fast rising impulses will cause short term overshoots in gate-cathode voltage. The negative protection voltage under impulse conditions will also be increased if there is a long connection between the gate decoupling capacitor, C1, and the gate terminal. During the initial rise of a fast impulse, the gate current ( $I_G$ ) is the same as the cathode current ( $I_K$ ). Rates of 60 A/µs can cause inductive voltages of 0.6 V in 2.5 cm of printed wiring track. To minimize this inductive voltage increase of protection voltage, the length of the capacitor to gate terminal tracking should be minimized. Inductive voltages in the protector cathode wiring can increase the protection voltage. These voltages can be minimized by routing the SLIC connection through the protector as shown in Figure 5 and Figure 6.

Positive overvoltages (Figure 6) are clipped to ground by forward conduction of the diode section in the TISPPBL3. Fast rising impulses will cause short term overshoots in forward voltage (V<sub>FRM</sub>).

### BOURNS®

#### **APPLICATIONS INFORMATION**

#### **TISPPBL3 Limiting Voltages**

Figure 3 shows the basic test circuit used for the measurement of impulse limiting voltage. During the impulse, the high levels of electrical energy and rapid rates of change cause electrical noise to be induced or conducted into the measurement system. It is possible for the electrical noise voltage to be many times the wanted signal voltage. Elaborate wiring and measurement techniques were used to reduce the noise voltage to less than 2 V peak to peak.

A Keytek ECAT E-Class series 100 with an E505 surge network was used for testing. The E505 produces a 2/10 voltage impulse. This particular waveform was used as it has the fastest rate of current rise (di/dt) of the rated lightning surge waveforms. This maximizes the measured limiting voltage. Initially, the 2/10 wavefornt current rises at 60 A/µs; this rate then reduces as the peak current is approached.

A large number of devices from different production runs were measured in the test circuit of Figure 3 over the rated temperature range. Statistical techniques were used to estimate the population 99.997% level (equal to 30 ppm) performance limits.

#### **SLIC Protection Requirements**

This clause discusses the voltage withstand capabilities of the various Ericsson Microelectronics SLIC groups and compares these to the TISPPBL3 protector parameters. The examples provided are intended to provide designers information on how the TISPPBL3 protector and specific SLICs work together. Designers should always follow the circuit design recommendations contained in the latest edition of an SLIC data sheet.

#### **Temperature Range**

Some SLICs are rated for 0 °C to 70 °C operation, others for -40 °C to 85 °C operation. The TISPPBL3 protector is specified for -40 °C to 85 °C operation and covers both temperature ranges.

#### Normal Operation

Depending on the SLIC type, the maximum SLIC supply voltage rating ( $V_{Bat}$ ) will be -70 V, -80 V or -85 V. The -160 V rating of the TISPPBL3 gate-cathode ( $V_{GKRM}$ ) exceeds the highest SLIC voltage rating. To restore normal operation after the TISPPBL3 has switched on, the minimum switch-off current (holding current I<sub>H</sub>) needed is equal to the maximum SLIC short circuit current to ground (d.c. line current together with the maximum longitudinal current).

#### Maximum TIPX and RINGX Terminal Ratings

The withstand levels of an SLIC line drive amplifier TIPX and RINGX can be expressed in terms of maximum voltage for certain time periods. The negative voltage rating can be specified in two ways; relative to ground or relative to the SLIC negative supply voltage (V<sub>Bat</sub>).

The TIPX or RINGX voltage withstand levels for the current range of Ericsson SLICs falls into three groups, see Figure 7. The first group, headed by the PBL 3762A/2 SLIC, has a positive polarity d.c. withstand of +2 V. For 10 ms, the output can withstand a voltage of +5 V. For 1  $\mu$ s, the output can withstand a voltage of +10 V. For 250 ns, the output is able to withstand a voltage of +15 V.

In the negative polarity, the output can withstand  $V_{Bat}$  continuously. For 10 ms, the output can withstand a voltage of  $V_{Bat}$  - 20 V. For 1  $\mu$ s, the output can withstand a voltage of  $V_{Bat}$  - 40 V. For 250 ns, the output is able to withstand a voltage of  $V_{Bat}$  - 70 V.

The second group, headed by the PBL 3766 SLIC, has a positive polarity d.c. withstand of +0.5 V. For 10 ms, 1  $\mu$ s and 250 ns the withstand voltage is the same as the PBL 3762A/2 group. In the negative polarity, the withstand voltage of the PBL 3766 group is the same as the PBL 3762A/2 group.

### BOURNS®

### **APPLICATIONS INFORMATION**

#### Maximum TIPX and RINGX Terminal Ratings (continued)




Figure 7. TIPX And RINGX Rated Values

Alues OCTOBER 2000 - REVISED FEBRUARY 2005 Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.

### BOURNS®


### **APPLICATIONS INFORMATION**

#### Maximum TIPX and RINGX Terminal Ratings (continued)

The third group, headed by the PBL 386 20/2 SLIC, has the same positive polarity withstand as the PBL 3762A/2 group. In the negative polarity, the output can withstand -80 V continuously. For 10 ms, the output can withstand a voltage of  $V_{Bat}$  - 10 V. For 1  $\mu$ s, the output can withstand a voltage of  $V_{Bat}$  - 25 V. For 250 ns, the output is able to withstand a voltage of  $V_{Bat}$  - 35 V.

#### **Protection Requirements To Cover All SLICs**

To protect all SLICs, the TISPPBL3 protector must limit the voltage to the lowest withstand levels of the three SLIC groups shown in Figure 7. Figure 8 shows that this will be the positive polarity rating of the PBL 3766 group and the negative rating of the PBL 386 20/2 group.




### Figure 8. SLIC Voltage Ratings

#### **TISPPBL3 Voltage Limiting Performance**

Figure 9 shows how the TISPPBL3 protection voltages compare to the minimum voltage withstands of Figure 8. The two shaded areas represent the positive and negative maximum limiting voltage levels of the TISPPBL3 from Figure 2. The isolation diode voltage drop displaces the TISPPBL3 negative limiting voltage 1  $\mu$ s, -20 V pulse area by -0.7 V from V<sub>Bat</sub>. So the actual negative limiting voltage is -20.7 V relative to V<sub>Bat</sub>. This value does not exceed any part of the SLIC minimum negative voltage ratings. Any negative voltage disturbance in the V<sub>B</sub> supply caused by TISPPBL3 gate current will be tracked in V<sub>Bat</sub> by conduction of the isolation diode D1. So a negative going change in V<sub>B</sub> does not substantially increase the TIPX and RINGX voltage stress relative to V<sub>Bat</sub>. However, the absolute value of V<sub>Bat</sub> with respect to ground must be kept within the data sheet rating. In the positive polarity, the TISPPBL3 limits the maximum voltage to 8 V in a 1  $\mu$ s period and between 1 V and 5 V for a 10 ms period. These values do not exceed any of the SLIC minimum positive voltage ratings.

The TISPPBL3 supports negative supply voltages (V<sub>B</sub>) down to -150 V. In addition, there are maximum cathode overshoot voltages of -20 V and +8 V. These conditions require the TISPPBL3 to have an off-state rated voltage,  $V_{DRM}$ , of -170 V (-150 + -20 = -170) and a gate-cathode rated voltage,  $V_{GKRM}$ , of -160 V (-150 - +8 = -158) over the temperature range.

### BOURNS®




### APPLICATIONS INFORMATION

#### **Application Circuit**

Figure 10 shows a typical TISPPBL3 SLIC card protection circuit. The incoming line conductors, R and T, connect to the relay matrix via the series overcurrent protection (RSA and RSB). Fusible resistors, fuses and positive temperature coefficient (PTC) thermistors can be used for overcurrent protection. Normally, the SLIC reference designs recommend using 40  $\Omega$  matched fusible resistors, such as the Bourns 2x40  $\Omega$ , 2 % tolerance, 0.5 % matched 4B04B-523-400 or the 4B04B-524-400 with a thermal fuse. These resistors will reduce the prospective current from the surge generator for both the TISPPBL3 and the ring/test protector. The TISP7xxxF3 protector has the same protection voltage for any terminal pair. This protector is used when the ring generator configuration may be ground or battery-backed. For dedicated ground-backed ringing generators, the TISP3xxxF3 gives better protection as its inter-conductor protection voltage is twice the conductor to ground value.

Relay contacts 3a and 3b connect the line conductors to the SLIC via the TISPPBL3 protector. Closing contacts 3a and 3b connects the TISPPBL3 protector in parallel with the ring/test protector. As the ring/test protector requires much higher voltages than the TISPPBL3 to operate, it will only operate when the contacts 3a and 3b are open. Both protectors will divert the same levels of peak surge current, and their required current ratings should be similar. The TISPPBL3 protector gate reference voltage comes from the SLIC negative supply feed (V<sub>B</sub>). A local gate capacitor, C1, sources the gate current pulses caused by fast rising impulses.

### BOURNS®



#### **APPLICATIONS INFORMATION**

Figure 10. Typical Application Circuit

#### Earlier Protection and SLIC Recommendations

The table below lists the combined SLIC and protection recommendations from earlier releases of the Ericsson Microelectronics AB SLICs. The TISPPBL3 is a functional replacement for the TISPPBL1 and the TISPPBL2.

SLIC	TISPPBL1	TISPPBL2
PBL 3796	< 55 mA‡	✓
PBL 3796/2	< 55 mA‡	✓
PBL 3798	< 55 mA‡	✓
PBL 3798/2	< 55 mA‡	✓
PBL 3798/5	< 55 mA‡	✓
PBL 3798/6	✓	✓
PBL 3799	×	✓
PBL 3799/2	×	✓
PBL 386 20/1 ¶	✓	✓
PBL 386 21/1 ¶	✓	✓
PBL 386 30/1 ¶	✓	1
PBL 386 40/1 ¶	✓	✓
PBL 386 50/1 ¶		1

¶ Product Change Notification 109 21-PBL 386 xx/1-1 Uen of 06-06-1999 improved the silicon design of the PBL 386 20/1, PBL 386 21/1, PBL 386 30/1, PBL 386 40/1 and PBL 386 50/1. These improved devices are designated by a /2 as PBL 386 20/2, PBL 386 21/2, PBL 386 30/2, PBL 386 40/2 and PBL 386 50/2 respectively. ‡ Use TISPPBL2 when programmed line current is above 55 mA.

BOURNS®

### **MECHANICAL DATA**

### **Device Symbolization Code**

Devices will be coded as follows:


Device	Symbolization Code
TISPPBL3	SPPBL3

### BOURNS®

### **MECHANICAL DATA**

#### **D008 Plastic Small-outline Package**

This small-outline package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Leads are within 0.25 (0.010) radius of true position at maximum material condition.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0.15 (0.006).
- D. Lead tips to be planar within  $\pm 0.051$  (0.002).

### BOURNS®

#### **MECHANICAL DATA**

#### **D008 Tape DImensions**



NOTES: A. Taped devices are supplied on a reel of the following dimensions:-

330 +0.0/-4.0 Reel diameter: (12.992 +0.0/-.157)  $\frac{100 \pm 2.0}{(3.937 \pm .079)}$ Reel hub diameter: 13.0 ± 0.2 (.512 ± .008) Reel axial hole:

B. 2500 devices are on a reel.